The LPC11xx manual lists specifies the frequency limits of the VCO of the PLL. It also states the limit for the system clock.
However, I could not find any mention of the max. frequency of the main clock, that is, the output of the PLL's P divider and input for the system clock divider.
I wonder if someone from NXP could tell the limit on that clock line?
Bendor Research Pty. Ltd.