NOTICE: This website will be shut down in the near future. Product content has moved to nxp.com. Forum content and FAQs have been moved to community.nxp.com. We encourage you to create a user account on nxp.com to use the new community forums and access NXP microcontroller content. We greatly appreciate your contributions and look forward to seeing you at our new web location.
NXP has introduced its next-generation family of low-power, multi-market MCUs – the LPC5411x. With today’s introduction, NXP extends its LPC54000 series of MCUs with improved power efficiency, a host of serial peripherals, flexible run-modes, autonomous operations when the CPU is not active and voice-detection DSP hardware.
The LPC5411x MCU family finds the right balance between power efficiency and feature integration for consumer and industrial applications that require low-power, always-on processing. This includes applications in gaming, USB accessories, healthcare devices, patient monitoring, IoT, as well as building automation.
LPC5411x MCUs feature the ARM® Cortex®-M4, which has an active mode current of 80 µA/MHz. With an industry-leading dual-core option, the LPC5411x MCU can shut down the Cortex®-M4 for a tiered power approach and use the Cortex®-M0+ to perform less taxing tasks, achieving an even lower active mode of 60 µA/MHz.
The family includes up to 256KB of Flash and 192KB of SRAM. This large amount of SRAM provides designers with ample space for stacks or data buffering as well as running large programs in SRAM to save power even further. The dedicated on-chip DMIC subsystem dramatically reduces power required for voice input and processing, achieving the stringent power efficiencies required to support always-on features in battery operated products. The LPC5411x family does not compromise fast wake-up time to achieve low power. It can wake up from all power-down modes quickly and starts processing immediately.
Other embedded features include crystal-less full speed USB, a 5 Msps 12-bit 12-channel ADC, CRC engine, 8 serial communication blocks (each configurable as an USART, SPI or I2C), two I2S and a single-cycle multiplier for the Cortex-M0+.