NOTICE: This website will be shut down in the near future. Product content has moved to Forum content and FAQs have been moved to We encourage you to create a user account on to use the new community forums and access NXP microcontroller content. We greatly appreciate your contributions and look forward to seeing you at our new web location.


If the LCD controller has a lower priority on the EMC bus, refreshes will be stalled. How noticable is this on the screen?

NXP_Support's picture

If it happens, a DMA underflow will occur causing a tear. For the frame being rendered when this happens, the data under the spot of the display where the tear happen will be misaligned. Because the frame is being updated at a high rate (60Hz?), you see a quick flicker on the display. If the tear happens a lot, the flicker can be annoying.
It should be noted that the LCD controller will underflow only when it's DMA request is stalled for a considerable amount of time. The LCD controller has it's own buffer memory filled up by DMA and can handle short stalls during it's DMA request.

Your rating: None Average: 1 (1 vote)

What is the solution for this

What is the solution for this issue? How do I increase this priority?